The bias stability of zinc-tin-oxide ͑ZTO͒ thin-film transistors ͑TFTs͒ with either Al 2 O 3 gate dielectrics deposited via atomic layer deposition ͑ALD͒ or SiO 2 gate dielectrics deposited via plasma-enhanced chemical vapor deposition ͑PECVD͒ was compared. Both device types showed incremental mobility Ն11 cm 2 / V s, subthreshold slopes Ͻ0.4 V / dec, and I ON / I OFF ratios of ϳ10 7 . During repeated I D -V GS sweeping, both device types showed positive parallel shift of the turn-on voltage ͑V ON ͒ without significant degradation of subthreshold slope or mobility, consistent with electron trapping without creation of new traps. A smaller V ON shift was observed in the SiO 2 /ZTO devices. In an effort to improve the bias stress stability of the Al 2 O 3 /ZTO devices, the impact of ALD temperature, plasma exposure of the Al 2 O 3 , and the addition of an interfacial PECVD SiO 2 capping layer were investigated. The positive bias stress stability of the Al 2 O 3 /ZTO TFTs was found to be relatively unaffected by the Al 2 O 3 ALD temperature, degraded with plasma exposure, and improved by the addition of a thin ͑ϳ3 nm͒ PECVD SiO 2 interfacial layer between the Al 2 O 3 dielectric and the ZTO channel. These results point to the vicinity of the Al 2 O 3 /ZTO interface as the dominant source of charge trapping.
I. INTRODUCTION
Recent reports of thin-film transistors ͑TFTs͒ and transparent TFTs based on ZnO ͑Refs. 1-4͒ and amorphous oxide semiconductor ͑AOS͒ channel materials such as InGaZnO ͑IGZO͒ and ZnSnO ͑ZTO͒ have generated interest for active matrix organic light emitting diode ͑AMOLED͒ display applications. [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] Because AMOLED displays are emissive and current driven, high mobility is important and the stability of the TFT current drivers is critical for high visual quality, as shifts in the threshold voltage ͑V th ͒ during operation will affect pixel brightness. TFT technology is currently dominated by amorphous hydrogenated silicon ͑a-Si: H͒, yet this material exhibits several drawbacks. Perhaps most significantly, a-Si: H mobility is limited to approximately 1 cm 2 / V s. Another major drawback is that significant irreversible instabilities occur during light exposure and bias stressing, [15] [16] [17] which must be taken into account when designing circuits, as the devices age during operation. 18 These drawbacks may limit the use of a-Si: H in AMOLED display applications.
AOS materials, on the other hand, exhibit mobilities from 5 to Ͼ50 cm 2 / V s even though disordered. This has been explained by the fact that conduction in these materials is through symmetric metal ns orbitals, rather than directed covalent sp 3 orbitals. 1 It has been proposed that this bonding arrangement may make AOS materials inherently more stable than a-Si: H. 19 ZTO is a promising AOS that has a relatively high mobility of Ͼ10 cm 2 / V s at low processing temperatures. 5, 6, 14, [20] [21] [22] Before it can be considered as a replacement for a-Si: H as a current driver for AMOLED displays, the operational stability of ZTO-based TFTs must be understood. There have been relatively few studies to date assessing the reliability of ZTO devices. Most reports on ZTO TFTs have used SiO 2 or AlTiO x ͑ATO͒ as the gate dielectric. 14, 20, 23 In this work, the initial operational stability as well as the long term positive constant voltage stress stability of ZTO TFTs with gate dielectrics consisting of either Al 2 O 3 deposited via atomic layer deposition ͑ALD͒, SiO 2 deposited via plasma-enhanced chemical vapor deposition ͑PECVD͒, or ALD Al 2 O 3 capped with a thin layer of PECVD SiO 2 were investigated.
II. EXPERIMENT
A cross-section of the staggered bottom-gate ͑SBG͒ TFTs used in this study is shown in Fig. 1 . SBG TFTs with width to length ͑W / L͒ = 1000/ 100 m were fabricated on indium tin oxide ͑ITO͒-coated glass ͑Delta Technologies͒. First, a gate dielectric of either ͑i͒ 200 nm Al 2 O 3 , ͑ii͒ 100 nm SiO 2 , or ͑iii͒ 200 nm Al 2 O 3 capped with ϳ2 -5 nm SiO 2 was blanket deposited on the ITO gate. ALD of Al 2 O 3 was performed at 200°C ͑unless otherwise noted͒, using trimethylaluminum ͑TMA͒ and water as precursors. SiO 2 was deposited via PECVD at 400°C using 2% silane ͑balanced in helium͒ and nitrous oxide as precursors. Next, using a shadow mask, an approximately 65 nm ZTO channel was deposited via rf sputtering at 5 mTorr working pressure, a 90/10 Ar/ O 2 ratio, and, unless otherwise noted, 75 W of rf power. The Zn:Sn ratio is estimated to be roughly 2:1 based on the 2:1 Zn:Sn composition ration of the sputter target. Following the ZTO deposition, devices were annealed in air at 400°C for 1 h ͑5°C/ min ramp rate͒. Finally, ϳ400 nm thick Al contacts were deposited by thermal evaporation and defined using a shadow mask.
Electrical characterization was performed using an Agilent 4155C semiconductor parameter analyzer. Doublesweep I D -V GS transfer curves were measured with V DS held at +1 V using an integration time of 0.27 s. One doublesweep consisted of ramping V GS from Ϫ5 to +20 V and then back to Ϫ5 in 0.25 V steps, with a sweep rate of approximately 0.25 V/s. All measurements were made inside a dark box at room temperature in atmosphere. V ON was empirically defined as the onset of drain current in the log͑I D ͒-V GS transfer curve. 24, 25 Subthreshold slope ͑S͒ was defined as the maximum slope of log͑I D ͒-V GS and was reported in units of V/dec of current. Following Hoffman, 25 incremental mobility, inc , was extracted from the I D -V GS curve using
where G d is the conductance, C ox is the geometric capacitance of the gate oxide, W is the width, and L is the length of the transistor. The maximum incremental mobility, inc ͑max͒, is reported. Bias stressing was performed at room temperature in the dark with V GS = +20 V and V DS =+1 V. Stress was interrupted at approximately logarithmic time intervals to measure I D -V GS transfer curves.
III. RESULTS AND DISCUSSION

A. I-V and initial behavior
Representative I D -V GS transfer curves of ZTO TFTs with either ͑a͒ a 200 nm Al 2 O 3 gate dielectric or ͑b͒ a 100 nm PECVD SiO 2 gate dielectric are shown in Fig. 2 devices. In both cases, the curves are shifted roughly parallel, with negligible change in mobility and S, suggesting that the shift is due primarily to charge trapping. The PECVD SiO 2 devices exhibit much less shift; ⌬V ON is less than 0.5 V in the first five sweeps compared to a ⌬V ON of approximately 4.5 V for the Al 2 O 3 devices. Upon the removal of bias, complete recovery of V ON is observed within 36 h at room temperature.
The observation of clockwise hysteresis is consistent with trapping and detrapping of electrons in traps near the interface, 26, 27 while the positive V ON shift suggests trapping of electrons further from the interface. The parallel nature of the shift ͑no significant change in S or mobility͒ combined with room temperature recovery of V ON after stressing suggests that defect creation is not occurring. 20, 28 Since the only difference between the PECVD SiO 2 and ALD Al 2 O 3 de- vices is the gate dielectric, the location of the trapping is suspected to be either at the ZTO/dielectric interface or within the dielectric itself.
Charge trapping-related bias stress instabilities have also been reported in a variety of AOS channel/insulator combinations. 9, 20, 21, 23, 26, 28, 29 Positive bias instabilities in IGZO TFTs with SiO 2 dielectrics have been attributed to traps both in the channel 26 and in the interface/bulk dielectric. 9 Parallel positive transfer curve shifts have been attributed to charge trapping in bulk dielectric defects in ZTO channel TFTs with ALD ATO gate dielectrics 20 and to charge trapping at the channel/dielectric interface in spin coated thermal SiO 2 /ZTO TFTs. 21 Gorrn et al. 20 reported that the stoichiometry of the ZTO channel deposited via plasma assisted pulsed laser deposition has a large influence on the bias stability of ZTO/ATO TFTs. The ⌬V ON of our devices are qualitatively consistent with the reported bias stress behavior of the ZTO TFTs of Gorrn et al. with similar stoichiometry ͑ϳ2 : 1 Zn:Sn ratio͒ but different gate dielectric.
There are several other potential process-related causes for the electrical instabilities observed in these bottom-gate TFTs, including the condition of the bottom-gate dielectric surface prior to channel deposition, details of the dielectric deposition process, and plasma damage of the gate dielectric during channel deposition. The underlying substrate can often exert an influence on the crystal structure of an overlying deposited thin film. 30 However, x-ray diffraction ͑not shown͒ of ZTO films deposited on both Al 2 O 3 and SiO 2 showed the films to be amorphous and unchanged by the underlying material. In an effort to improve bias stress stability of the Al 2 O 3 devices and determine the origin of charge trapping, the influence of ͑i͒ ALD temperature and ͑ii͒ plasma damage of the Al 2 O 3 was investigated.
It is known that ALD temperature can have a significant effect on the electrical and physical properties of insulators. [31] [32] [33] To investigate the impact of Al 2 O 3 ALD temperature on stability, ZTO TFTs were prepared with Al 2 In SBG TFTs, the gate dielectric is exposed to plasma during rf sputter deposition of the AOS channel ͑see crosssection in Fig. 1͒ . It is well known that plasma exposure can degrade the electrical properties of gate dielectrics. 34 Oh et al. 10 showed that in ZnO-channel bottom-gate TFTs, exposure of the Al 2 O 3 dielectric to plasma during rf sputter channel deposition resulted in degradation of the channel/ dielectric interface and increased electron-trapping-related bias instabilities. To investigate the effect of plasma exposure on the bias stress stability, ZTO/Al 2 O 3 SBG TFTs were fabricated with ZTO sputter deposition performed at two different levels of rf power. Shown in Fig. 4 are the I D -V GS transfer curves for TFTs with the ZTO channel deposited at either ͑a͒ 75 W or ͑b͒ 25 W of rf power. Once again, devices were characterized using a sequential series of five double-sweep I D -V GS transfer curves. For clarity, only the Ϫ5 to 25 V positive sweeps for only the first and fifth transfer curves are shown. As expected, when the power was reduced from 75 to 25 W, the positive ⌬V ON between the first and fifth gate voltage sweeps was reduced by approximately one-half ͑from ϳ7 to ϳ3 V͒. The initial V ON shift of the 25 W devices was shifted negatively 25 W compared to that of the 75 W devices ͑from 3 to 0.5 V͒. Clockwise hysteresis was slightly reduced from 0.65 to 0.55 V. This result indicates that plasma exposure of the Al 2 O 3 during rf sputter deposition of the ZTO channel plays a role in bias instability. However, mobility is degraded, the I D -V GS response is "kinked," and although ⌬V ON is reduced, it is not eliminated in the low indicative of trapping at pre-existing defects with a single capture cross-section, without creation of new defects. 35 In contrast with the Al 2 O 3 /ZTO devices, positive bias stressing of the SiO 2 /ZTO devices showed a smaller ⌬V ON over the 10 5 s time period and exhibited a nonlogarithmic dependence on stress time. Instead, ⌬V ON for these devices can be well described by the stretched-exponential model that was originally developed to model bias instabilities in a-Si: H, 36 and later used to model trapping in high dielectric constant oxides 37 defined by
where ␤ is the stretching exponent, is the characteristic time constant for trap redistribution, and ⌬V ON0 is the saturation voltage shift, which is asymptotically approached at very long stress times. ͑Note that since the transfer curves shift rigidly with bias stress, ⌬V ON can be substituted for ⌬V th in the original formulation of the stretched-exponential model.͒ For the PECVD SiO 2 dielectric devices, a fit to Eq. ͑2͒ yields ␤ = 0.47, = 3.9ϫ 10 5 s, and V ON0 = 10.7 V. Similar to the PECVD SiO 2 devices, ⌬V ON for the SiO 2 -capped Al 2 O 3 /ZTO TFTs also shows a nonlogarithmic dependence on stress time that can be modeled well by a stretched-exponential time dependence. In this case, fitting ⌬V ON to Eq. ͑2͒ yields ␤ = 0.34, = 1.2ϫ 10 5 , and V ON0 = 18.4. It is apparent from Fig. 7 that the SiO 2 capping layer not only increases stability but also strongly influences the trapping behavior, with the SiO 2 -capped Al 2 O 3 gate dielectric devices more closely resembling PECVD SiO 2 devices rather than the Al 2 O 3 devices. The similarity between the SiO 2 and the SiO 2 -capped devices further suggests that the near-interfacial area dominates trapping in these ZTO devices. Based on the lower magnitude of ⌬V ON in SiO 2 and SiO 2 -capped TFTs, the trap density is inferred to be lower than that of Al 2 O 3 .
As developed for a-Si: H TFTs, 36 the stretchedexponential model assumes that there is negligible stressinduced defect creation in the channel or at the interface. Libsch and Kanicki 36 interpreted the exponent term, ␤, to relate to the energy barrier to charge redistribution-the movement of charge at long stress times from shallow to deeper traps. Zafar et al. 37 developed a model for charge trapping in metal/oxide/semiconductor ͑MOS͒ devices with high-k dielectrics which results in the same stretchedexponential equation, but in this case ␤ is interpreted to relate to the width of the distribution of the electron trap capture cross sections. The stretched-exponential equation has been also used to model trapping in several AOS device structures. 9, 11, 12 Lee et al. 12 investigated rf sputtered IGZO TFTs with ALD Al 2 O 3 dielectrics with or without a SiN X capping layer. In interesting contrast to our devices, their TFTs with uncapped dielectrics were found to be modeled well by the stretched-exponential equation. Conversely, when the TFT dielectric was capped with SiN X , the bias stability worsened and ⌬V ON became logarithmic with time. It was concluded that the Al 2 O 3 dielectric allowed a redistribution of trapped electrons-hence the fit to the stretchedexponential equation-while the capping layer restricted redistribution but had a higher interface trap density.
In this work, the time dependence of the positive bias stress-induced V ON 36, 37 Without the benefit of additional information about point defects such as that provided by electron spin resonance, 38, 39 attaching a specific physical meaning to ␤ is not straightforward.
IV. CONCLUSION
rf sputtered ZTO channel SBG TFTs were fabricated with either ALD Al 2 O 3 , PECVD SiO 2 , or PECVD SiO 2 -capped Al 2 O 3 gate dielectrics. The initial operational stability was compared using the first five double I D -V GS sweeps. All devices exhibited clockwise hysteresis and a parallel positive shift of the transfer curve during these initial five sweeps with little change in S or mobility, consistent with electron trapping and detrapping at existing defects with little or no creation of new defects. TFTs with an ALD Al 2 O 3 dielectric exhibited greater V ON shift than devices with a PECVD SiO 2 dielectric. Increasing the ALD temperature of Al 2 O 3 was found to have little influence on the bias instability. On the other hand, exposure of the Al 2 O 3 to O 2 plasma degraded both performance and stability, indicating that plasma damage during channel deposition in these SBG TFTs is an important consideration. Decreasing the rf sputtering power during ZTO deposition reduced V ON shift, but resulted in degraded device properties. Protecting the Al 2 O 3 from plasma exposure through the addition of a thin ͑ϳ3 nm͒ interfacial capping layer between the Al 2 O 3 and the ZTO channel was found to greatly improve device stability.
Constant positive bias stressing revealed a logarithmic time dependence of V ON shift in the Al 2 O 3 /ZTO devices ͑in-dicative of trapping at pre-existing defects with a single small capture cross section 35 ͒ but a stretched-exponential time dependence in the SiO 2 /ZTO devices. The stretchedexponential time dependence may be interpreted as either a distribution of capture cross sections 30 or redistribution over time of trapped charge into deeper traps. 29 Both the logarithmic and stretched-exponential models are also consistent with little or no creation of new defects. Addition of a thin ͑ϳ2-5 nm͒ layer of PECVD SiO 2 between the Al 2 O 3 and ZTO channel was sufficient to reduce trapping and dramati-cally alter the time dependence of the trapping behavior from logarithmic to stretched exponential. Upon the removal of the bias voltage, full recovery of V ON is observed in all devices after 36 h in the dark at room temperature.
Overall, the observation of positive bias induced rigid positive V ON shifts with a strong dependence on the details of the ZTO/dielectric interface accompanied by little change in S and mobility, and full recovery of V ON at room temperature suggests that the bias stability of these SBG ZTO channel TFTs is dominated by electron trapping at the ZTO/dielectric interface or in the dielectric near the interface without significant creation of new defects. Optimization of the ZTO/ dielectric interface will be critical for high performance and stable long-term operation. It is likely that a top gate device structure would improve the performance and stability of ZTO/Al 2 O 3 TFTs by avoiding exposure of the dielectric surface to plasma during deposition of the channel.
